1. ABSTRACT This paper presents a gain-based fanout optimization algorithm for near-continuous buffer libraries. A near-continuous buffer library contains many buffers in a wide range of discrete sizes and each buffer of a specific type satisfies a size-independent delay equation. The new fanout algorithm is derived from an optimal algorithm to a special fanout optimization problem for continuous libraries. The gainbased technique constructs fanout trees which have better timing at similar area cost. Since no combinatorial search over buffer sizes or fanout tree topologies is used, our execution time is up to 1000 times faster when compared to conventional fanout algorithms.
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INTRODUCTION
Fanout optimization is the construction of a buffer tree to drive the large fanouts so that timing and capacitance violations are reduced to a minimum. Fanout optimization is a very effective logic transform but is typically the most timeconsuming transform in technology-dependent timing optimization. It could be responsible for 70% of the slack improvement after an initial rough gate-sizing but might incur up to 50% of the time spent in timing optimization.
Therefore finding a fast and effective fanout optimization algorithm deserves a high priority.
ies with discrete sizes has been proven to be NP-complete [ 11. The majority of the previous work on this subject [2] [3] relies on heuristics which assume some template for the buffer tree and then use some intelligent combinatorial search to select a good buffer size for each tree node and a good sink arrangement. These algorithms are polynomial in the number of sinks, the number of stages in the buffer tree and the number of buffers available in the library. As a result the runtime can be quite prohibitive when the number of sinks and the number of available buffers are large. Reference [3] made the important observation that using a Unfortunately, the fanout optimization problem for librarPermission to make digital/hard copy of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or dishibuted for profit or commercial advantage, the copyright notice, the title of the publication and its date appear, and notice is given that copying is by permission of ACM, Inc. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. buffer library with almost continuous sizes greatly simplifies the fanout optimization problem. Armed with this insight, the strategy of this paper is as follows. Fanout optimization is first analyzed using a continuous buffer library. Since noninverting buffers are usually constructed out of inverters, only inverters are assumed to be in the buffer library. From now on, buffers and inverters are synonymous. A continuous buffer library contains buffers which are available in continuous sizes and each buffer of a given type obeys a size-independent linear delay equation [5] where g (referred to as gain) is defined as load/C,, . p and I are independent of the size of the inverter and C, is the input pin capacitance of the inverter. In this papel; size is used interchangeably with input pin capacitance, Using the concept of gain, a class of fanout optimization problem with a specific optimization objective is shown to be exactly solvable. A practical fanout optimization algorithm referred to as the gain-based algorithm is then derived from this optimal algorithm. The gain-based algorithm is applicable to nearcontinuous buffer libraries in addition to continuous buffer libraries. A near-continuous buffer library contains many buffers in a wide range of discrete sizes and each buffer of a given type obeys delay equation (1). Near-continuous buffer libraries can be realistically designed [6] and are gaining popularity as the buffer libraries of choice for high performance designs.
THE FANOUT PROBLEM
The inputs to the fanout problem are as follows:
a fanout region which consists of a source and a set of N sinks, P sinks with positive polarity and Q sinks with negative polarity. Each sink, s,, has a given polarity and drives a load, L,. A timing constraint is imposed on each sink so that the delay from the source to sink, si, is less than or equal to D,.
The objective is to construct a fanout tree which presents the minimum load to the source such that the timing constraint at each sink is observed. This is in contrast to the standard optimization criterion which minimizes the area of the fanout tree so a discussion of the relevance of this alternative optimization criterion is in order. In high performance designs where delay optimization is critical, there is a tendency towards adopting a gain-based synthesis methodology [6] , We would like to argue that the minimum source load cntenon is a reasonable objective within the gain-based framework.
In gain-based synthesis, library cells and gates in the network are parametrized by gain instead of size. The delay of a gate is a function of its gain and is independent of the load that it drives. Therefore it is relatively easy to find a gain a set of inverters with a continuous range of sizes.
assignment to satisfy the timing constraints. However, primary inputs have maximum load limits and each gate has a maximum size limit. These size constraints are difficult to satisfy. The size computation of a gate requires a propagation of the primary output loads through its fanout cone. The size of each gate in the fanin cone of the source gate (the gate that drives the source of the fanout region) is directly proportional to the source load of the fanout region. Minimizing the source load increases the chance of satisfying these size constraints. This paper focuses on the minimum source load criterion and "optimal" in this paper carries the narrow sense of being optimal with respect to this criterion.
FANOUT TREES
To set the stage for theoretical analysis of fanout trees, several pertinent concepts will be defined. Given two fanout trees TI and T2, a sink si of TI is equivalent to a sink sj of T2 iff si and sj have the same polarity, Li = LP and the delay from the source of TI to si is equal to the delay from the source of T2 to sy 8 PI = P2 and Ql = Q2, there exists a 1 -1 correspondence between the sinks of TI and the sinks of T2 under the equivalence relation, the load at the source of TI is equal to the load at the source of T2. The following lemma is an immediate consequence Lemma 1
VTl is equivalent to T2 and T, is an optimal solution to a fanout optimizationproblem, then T2 is also an optimal solution to the fanout optimization problem.
Two important transformations on fanout trees, merge and split, are defined as illustrated by Fig. 1 where all the inverters have the same gain and the sinks of net5 is the union of the sinks of net2 and net3. By repeated applications of the split transform, any fanout tree can be transformed into a tree for which each inverter has only one fanout. Fig. 2(a) is a fanout tree with 4 sinks of positive polarity and 1 sink of negative polarity and Fig.  2(b) is the fanout-free equivalent. Such a tree will be referred to as a fanout-jree tree and is important for the fol- Theorem 1 There exists an optimal faiaout-free tree for a given fanout optimization problem. Theorem 1 states that there is no loss of optimality by restricting the search to fanout-free trees. The next section focuses on finding the optirnal fanout-free tree for a given fanout optimization problern.
The fanout-free tree with N sinks is simply N fanout-free chains connected at the source. To find the optimal solution, it is sufficient to find the optimal solution to the following problem for each fanout-free chain:
Given a source, a sink with load L and a given polarity, and a source to sink delay constraint D, find the number of inverters, m, and their input pin capacitances, cj, such that the input pin capacitance of the inverter connected to the source is minimized.
first inverter being the one connected to the source, the problem is to minimize the capacitance
FANOUT-FREE CHAINS
Let g j be the gain of the ifh inverter on the chain with the 
At first glance, theie seerns to be no simple solution to this problem since there are m+l variables (including m itself) to solve for. However using the inequality of the arithmetic and geometric means the following theorem can be derived. Theorem 2 cl is minimized when Armed with theorem 2, the optimal fanout-free chain problem is reduced to finding the g and m which minimize 
Let the solution to (7) be y and p = D/(p + Zy) . That means the optimal fanout-fiee chain has p inverters and each inverter has gain y. The size of each inverter can be easily derived from the sink load L and y.
There is a caveat to this solution because p is most likely non-integral. In reality a feasible solution form must be an integer and must be even for positive polarity sinks and must be odd for negative polarity sinks. The procedure to find the optimal fanout-free chain is modified as follows: calculate the optimal y and p (could be fractional) as above, round off p to the two nearest feasible integers accounting for polarity if p < 1 and sink polarity is negative the only feasible integer is 1, in which case the optimal fanout-free chain con- 7) , is convex for 0 I m < D / p . The optimal fanout-free tree is obtained by finding the optimal solution for each of its fanout-free chains. The optimal gain value for each chain could be different. The optimal fanoutfree tree is unacceptable as a buffer tree in practice because the first inverter of each chain might have a unrealistically small input pin capacitance. The next section discusses how to derive a practical fanout tree from this optimal solution.
THE FANOUT ALGORITHM
In this section we utilize the theoretical results from the previous sections to design a practical fanout optimization algorithm. In practice, inverter libraries do not offer continuous sizes and there are lower and upper bounds to the input pin capacitances. The fanout tree topology sought for is a tree with internal fanouts so that the sizes of the inverters fall into a realistic range. We learn from section 4 that if the gains assigned to each chain of the fanout-free tree are the same then the merge operation can be applied to create a desirable topology. Moreover, the optimal gain for each chain in the fanout-free tree is most likely not very different from y because the absolute magnitude of the round-off in m is less than 2 and most of the times less than 1. Therefore a common gain close to y assigned to each chain is likely to result in a near-optimal fanout-free tree. This observation leads to the concept of a uniform gain fanout-free tree.
The uniform gain fanout-free tree with respect to a fanout problem input and a uniform gain g is constructed as follows:
for each sink in the fanout problem compute p by substituting g into (5) round off p to the biggest integer m less than p accounting for polarity and such that the delay constraint for that chain is observed. construct an inverter chain with m inverters each with gain g The fanout optimization algorithm proceeds as follows:
compute the solution, y, to (7) givenp and 1 from the let G be a set of g's in the neighborhood of y, e.g. if y = 3.4
for each g in G, construct a fanout tree using the following inverter library, choose G = (3.0, 3.2, 3.4, 3.6,3.8}
5 steps construct a uniform gain fanout-free tree with respect to the problem input and the uniform gain g perfoim the merge operation iteratively on the uniform gain fanout-free tree until no merging is possible from g and the sink loads compute the size of each inverter in the tree locate the inverter in the library whose size is closest to the computed size replicate inverters if the maximum inverter size available is exceeded choose the best fanout tree among the ones constructed
The gain-based algorithm is distinctly different from prior arts in that once a gain is selected, no combinatorial search is required in calculating the buffer sizes and the sink arrangement. The complexity of the algorithm is analyzed as follows. For each sink (5) 
EXPERIMENTS
The fanout optimization algorithm is applied to 19 fanout cases and compared with the fanout correction transform in BooleDozer which uses LT trees [2] as templates and combinatorial search to find good size assignment and sink arrangement. Each testcase consists of a fanout region with the primary input pin being the source and the primary output pins being the sinks. This is preferred over performing fanout optimization on logic networks, in order to isolate the effect of fanout optimization. The fanout testcases are specified in a similar fashion as the fanout problem inputs discussed in section 3. Testcase (Q, P ) refers to a fanout with P positive sinks and Q negative sinks. The first 10 testcases are randomly generated examples designed to stretch the limits of fanout optimization algorithms. The arrival time at the source is set to 0.0 while the sink required time is a random distribution over a prescribed range. The sink loads are also a random distribution over the range of input pin capacitances of the cells available in the library. The remaining 9 testcases are fanout regions extracted from industrial high performance designs. The library is discrete and has 30 inverters with varying sizes. For a fixed input slew, the linear delay equation (1) Table 1 source of the fanout tree, "area' is the area of the entire fanout tree and "cpu" is the run time on a 200MHz PowerPc workstation. The new fanout optimization algorithm is better in timing across the board with only a 1 % increase in overall area. However, the biggest advantage is the runtime performance. Conventional combinatorial methods consume enormous computation time when the number of buffers becomes large (> 10) and when the number of sinks becomes large. The gain-based algorithm is more than 1000 times faster in such cases.
CONCLUSION
This paper has presented a very fast and effective fanout tree construction algorithm for a near-continuous buffer library. The algorithm is applicable to buffer libraries with discrete sizes as long as there is a wide range of buffer sizes and the size independent delay equation (1) is obeyed. Since fanout optimization is arguably the most important transform in timing optimization, the quality of logic synthesis can be substantially enhanced by this new algorithm. This leads to the issue of how a buffer library should be designed. Many buffer libraries are designed with only several (less than 5) buffers for each buffer type and buffers are constructed out of multi-stage inverters to increase the drive capability. These buffer designs make sense when fanout optimization algorithms in logic synthesis consist of combinatorial heuristics whose run time are unacceptable if the number of buffers is large. With the new algorithm, it is beneficial to design buffer libraries in the near-continuous style and allow synthesis the extra degrees of freedom to construct good fanout trees.
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